21) Edernational Application Numbers

PCT/US98/19562

22) International Filing Date:

18 September 1998 (18,09.98)

10) Priority Data: 60/059.531

19 September 1997 (19.09.97) US

T) Applicants (for all designated States except US): FUITSU NETWORK COMMUNICATIONS, INC. [US/US]: 2801 Telecom Parkway, Richardson, TX 75082 (US). FUITSU LIMITED [PP/IP]: 1-1, Kamikodaraka 4-chome, Nakahara-ka, Kawasaki-shi, Kanagawa-ken 211-88 (JP).

2) Inventors; and

- Inventors/Applicants (for US only): CALDARA, Stephen, A. [US/US]: 75 Bigelow Drive, Sudbury, MA 01776-3217 (US). SLUYSKI, Michael, A. [US/US]: 7 Bent Avenue, Maynard, MA 01754 (US).
- Agents: LEBOVICI, Victor, B. et al.; Weingarten, Schurgin, Gagnebin & Hayes LLP, Ten Post Office Square, Boston, MA 02109 (US).


(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ED, R, IS, IP, KE, KG, KP, KE, KZ, LC, LK, LR, LS, LT, LU, LY, MD, MG, MK, MK, MM, MX, NO, NZ, PI, PT, RO, RU, SD, SE, SG, SI, SK, SL, TI, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARBO potent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Daradian patent (AM, AZ, BY, KG, KZ, MD, RU, TI, TM, Basopean patent (AT, BE, CH, CT, DE, DK, ES, FI, FR, GB, GR, HI, IT, LU, MC, NL, PT, SE, OAH patent (BF, BI, CP, CG, CI, CM, GA, GN, GW, ME, MR, NE, SN, TD, TG).

## **Poblished**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

TIME CONSTANT PHASE CROSSBAR SWITCH



## **Abstract**

A constant phase crossber switch system (50) which avoids phase discontinuities at the outputs of the crossber switch. The crossber isystem includes input logic (56a—56n), a crossber switch (58), output logic (60a—60n) and a phase locked loop (68). The phase loop is used to generate a high speed internal clock from a system clock. High speed serial data streams transmitted at the internal isterial data stream, one of the versions being undeloyed and the other versions delayed by some fraction of a bit time. State machines to the high speed internal clock. The selected version of the data stream data window being generally centered with a version of each of the data stream is chocked into an output register which is chocked by the internal clock. The selection of the data stream is comployed as the active input to the crossiber switch. The lelayed version of the serial data stream in the described manner avoids phase discontinuities upon switching of sourcing transmitters.